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We have investigated single electron transport in dual gate point-contact transistors 
fabricated in 40 nm thick nanocrystalline silicon thin films, where the grains are 10 
nm to 30 nm in size. The devices (Fig 1) consist of 30 nm (length) × 30 nm (width) 
point contacts fabricated between sources and drain regions, with an in-plane gate on 
each side. The grains are isolated by potential barriers formed at the grain boundaries, 
and show strong single electron charging effects. We observe, at 4.2 K, switching and 
overlap of the Coulomb oscillation peak lines as a function of the gate voltages and at 
a fixed source-drain voltage as shown by broken line circles in Fig 2. These may be 
attributed to the switching of the potential energy in the grains at the point contact due 
to the charging of another, capacitively coupled, grain by single electrons.  
We use single electron Monte Carlo simulation of a two-island circuit model (Fig 3) 
to simulate our results and explain further the switching and overlap of the oscillation 
peak lines. One of the islands is isolated by a tunnel junction on either side and 
contributes directly to the current transport. The second island is coupled capacitively 
to the first island and is also coupled weakly to the source. We investigate electron 
transport through the system as a function of circuit parameters such as the inter-
island coupling capacitance Cf, the gate capacitance, and the tunnel resistance. The 
results show switching and overlap of the peaks lines (white regions in Fig 4), which 
depend strongly on the coupling capacitance Cf.  
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Fig 2. Coulomb oscillations as a function of the 
side gate voltages Vg1 and Vg2. 
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Fig 3. Simulation circuit.
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Fig 4. Simulation results. Black regions; zero current. White 
regions; oscillation peaks. Cf is the coupling capacitor. 
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